Question is ⇒ If I = J = K = 13, then in Fortran 1 = 10 - (1 / 10) * 10 + (J / 5) * 4 + K ** (- 2) is equal to, Options are ⇒ (A) 8, (B) 7, (C) 6, (D) 5, (E) , Leave your comments or Download question paper.

Question is ⇒ If I = J = K = 13, then in Fortran 1 = 10 - (1 / 10) * 10 + (J / 5) * 4 + K ** (- 2) is equal to, Options are ⇒ (A) 8, (B) 7, (C) 6, (D) 5, (E) , Leave your comments or Download question paper. Previous question Next question


Q1.	If I = J = K = 13, then in Fortran 1 = 10 - (1 / 10) * 10 + (J / 5) * 4 + K ** (- 2) is equal to
A.	8 [Correct Answer]
B.	7 [Wrong Answer]
C.	6 [Wrong Answer]
D.	5 [Wrong Answer]
View Answer 1 -1 Explanation:- Answer : A Discuss it below : !! OOPS Login [Click here] is required to post your answer/result Help other students, write article, leave your comments

Previous question Next question

Also Read Similar Questions Below :

⇒ A resistance strain gauge is usually
wire grid type
foil type
any of these
none of these

⇒ The impurity commonly used for realizing the base region of a n-p-n transistor is
gallium
indium
boron
phosphorus

⇒ As per time displacement theorem in Laplace transformation, displacement in the time domain by T becomes
division by s in the s domain
division by e^-sT in the s domain
multiplication by s in the s domain
multiplication by e^-sT in the s domain

⇒ In following figure, what will be R₁ and R₂ for maximum symmetrical swing if V_CSat ≈ 0. Given that R_E = 200 Ω, R_C = 400 Ω, V_CC = 20 V, β
6 k
3 k, 6 k
9.9 k, 2.4 k
2.4 k, 9.9 k

⇒ Thin gate oxide in a CMOS process in preferably grown using
wet oxidation
dry oxidation
epitaxial deposition
ion implantation

⇒

Match the following:

	List I		List II
A.	Poles and zeros of lie an real axis driving point LC network	1.	lie an real axis
B.	Canonic LC network has	2.	a zero
C.	The number of Canonic networks for the given driving point function	3.	minimum number of elements
D.	The first critical frequency nearest the origin for RL driving point impedance	4.	four
		5.	minimum number of elements
		6.	alternate
		7.	either a pole or zero
		8.	three

A-1, B-5, C-8, D-7
A-6, B-5, C-3, D-2
A-1, B-5, C-4, D-2
A-1, B-3, C-4, D-7

⇒ The point P in the following figure is stock at 1. The output f wil
ABC
A
AB C
A

⇒ The control logic for a binary multiplier is specified by a states diagram. The state diagram has four states and two inputs. To implement it by the sequence register and decoder method.
two flip-flop & 2 x 4 decoder are needed
four flip-flop & 2 x 4 decoder are needed
two flip-flop & 3 x 9 decoder are needed
four flip-flop & 3 x 9 decoder are needed

⇒

Assertion (A): In a circuit having high inductance, reactive power may be more than apparent power.

Reason (R): Reactive power = VI sin θ.

Both A and R are true and R is correct explanation of A
Both A and R are true and R is not the correct explanation of A
A is true but R is false
A is false but R is true

⇒ Reflectors and lens antennas are commonly used
in LF communication systems
not beyond 100 kHz
in the range 10 MHz to 100 MHz
above 100 MHz

⇒ When a circuit is excited by ac sinusoidal source, the admittance is obtained by letting s = jω in Y(s).
TRUE
FALSE

⇒ A 16 bit type ADC uses 1 MHz clock its maximum conversion time is __________ .
16 μs
15 ms
6.5 ms
66 ms

⇒ A capacitor is considered to be completely charged in __________ time constant.
one
three
five
eight

⇒ In a pulsed RADAR typical value of pulse duration and pulse frequency respectively are
1 μs and 50 Hz
1 μs and 500 Hz
4 μs and 50 Hz
4 μs and 500 Hz

⇒ Foster Seeley discriminator uses a
double tuned circuit in which primary and secondary are tuned to different frequencies
double tuned circuit in which primary and secondary are tuned to same frequencies
single tuned circuit
three triodes in series

⇒ An electrical network with 8 independent nodes will have __________ nodal equations.
4
6
7
8

⇒ RS latch can be built with
NOR gates
NAND gates
NOR or NAND gates
none of the above

⇒ Final value theorem is used to find
steady state value of system output
initial value of output
transient beaviour of output
none of these

⇒

Assertion (A): When a square periodic wave is applied to an RC circuit, the voltage across capacitor is observed to be a triangular periodic wave.

Reason (R): The RC circuit works as integrator and its time constant is much larger than time period of input wave.

Both A and R are true and R is correct explanation of A
Both A and R are true and R is not the correct explanation of A
A is true but R is false
A is false but R is true

⇒ The inductance of a single layer solenoid of 10 turns is 5 μH. Which one of the following is the correct value of inductance when the number of turns is 20 and the length is doubled.
10 μH
20 μH
40 μH
5 μH

⇒ The time required for horizontal blanking is 16% of that for each horizontal line. If horizontal time is 63.5 μs, the horizontal blanking time for each line is about
1 μs
10 μs
100 μs
none of the above

⇒ The analog signal given below is sampled by 600 samples per second for m(t) = 3 sin 500 pt + 2 sin 700 pt then folding frequency is
500 Hz
700 Hz
300 Hz
1400 Hz

⇒ Consider the following statements as regards induction and dynamometer wattmeters

Dynamometer wattmeters can be used for dc only.
Induction wattmeter has higher torque and dynamometer wattmeter.
Induction wattmeter is less accurate, has more power consumption and more weight than dynamometer wattmeter.

Which of the above statements are correct?
1 only
1 and 2 only
2 and 3 only
1 and 3 only

⇒ In a superheterodyne receiver, having no RF amplifier, the IF is 455 kHz. The image frequency at 1000 kHz is
1455 kHz
545 kHz
1910 kHz
90 kHz

⇒ In a radio receiver, if the intermediate frequency is too low
Image-frequency rejection will improve
Selectivity will be too sharp
The frequency selectivity of the local oscillator will have to be lowered
All of the above

⇒ The circuit of the given figure
full adder
full subtractor
shift register
decade counter

⇒ In a half wave diode rectifier circuit the current flows in the load circuit for
90° in each cycle
180° in each cycle
270° in each cycle
360° in each cycle

⇒ In the circuit shown the voltage V_s has a phase angle of __________ with respect to V_{L120°
60 °
-90 °
0°}

⇒ A delta modulation system is designed to operate at 3 times the Nyquist rate for a signal with a 3 KHz bandwidth. The quantization step size is 250 mv. The maximum amplitude of a 1 KHz input sinusoidal for which the delta modulator does not show slope overload is :
716.2 mV
500 mV
647.87 mV
400 mV

⇒ In the given figure the circuits for input impedance of a microwave device with output ports match terminated. The devic
E plane tee
H plane tee
magic tee
hybrid ring