Question is ⇒ Least expensive logic, Options are ⇒ (A) RTL, (B) DTL, (C) TTL, (D) ECL, (E) , Leave your comments or Download question paper.

Question is ⇒ Least expensive logic, Options are ⇒ (A) RTL, (B) DTL, (C) TTL, (D) ECL, (E) , Leave your comments or Download question paper. Previous question Next question


Q1.	Least expensive logic
A.	RTL [Correct Answer]
B.	DTL [Wrong Answer]
C.	TTL [Wrong Answer]
D.	ECL [Wrong Answer]
View Answer 1 -1 Explanation:- Answer : A Discuss it below : !! OOPS Login [Click here] is required to post your answer/result Help other students, write article, leave your comments

Previous question Next question

Also Read Similar Questions Below :

⇒ The audio frequency range is
5 Hz to 1 kHz
50 Hz to 20 kHz
16 Hz to 20 kHz
0 Hz to 20 kHz

⇒ The following Variable Entered Map (VEM) represents which of the following funct
f(A, B, C, D) = ∑(1, 2, 3, 4, 7, 8, 9, 14, 15) + Φ(3, 5, 12, 13)
f(A, B, C, D) = ∑(1, 2, 4, 8, 10, 8, 13, 15) + Φ(3, 6, 12, 14)
f(A, B, C, D) = ∑(1, 2, 4, 7, 8, 10, 13, 15) + Φ(6, 12, 13)
f(A, B, C, D) = ∑(1, 2, 4, 7, 8, 9, 12, 13) + Φ(3, 5, 14, 15)

⇒ At resonance, the parallel circuit constituted by an iron-cored coil and a capacitor behaves
open circuit
short circuit
pure resistor of value R
pure resistor of value much higher than R

⇒ If E is energy level of electron and E_F is Fermi level, then
all quantum states with E less than E_F will be occupied at T = 0
all quantum states with E less than E_F will be empty at T = 0
some quantum states with E less than E_F will be occupied at T = 0
none of the above

⇒ As compared to bipolar junction transistor, a FET
is less noisy
has better thermal stability
has higher input resistance
all of the above

⇒ In an ac network the sum of currents entering a node is 10 ∠45°. The sum of currents leaving the node is
19.32 ∠45°
15 ∠45°
20 ∠45°
zero

⇒ For measuring a very high resistance we should use
Kelvin's double bridge
Wheatstone bridge
Meggar
Either (a) or (c)

⇒ In a radio receiver, if the intermediate frequency is too high
Selectivity will be poor
Tracking difficulties will be least
Adjacent channel rejection will improve
All of the above will occur

⇒ When an electron rises through a potential of 100 V it will acquired an energy of
100 eV
100 Joules
100 ergs
100 x 10^-6 Newtons

⇒ What will be BCD number when the output is 0.37 V?
110111
10110111
11001000
1001000

⇒ For ideal performance, a filter should be terminated in characteristic impedance.
TRUE
FALSE

⇒ The contents of the commands register are 23 H. Then port C
is an input port
is an output port
is both input as well as output port
none of the above

⇒ For the minterm designation Y = ∑ m (1, 3, 5, 7) the complete expression is
Y = A BC + A B C
Y = A B C + A B C + ABC + A BC
Y = A B C + A B C + ABC + A BC
Y = A B C + ABC + A BC + A BC

⇒ For a standard 2nd order system the maximum overshoot is 10% to an unit step input. If the magnitude of the input is doubled, then maximum overshoot and percentage of maximum overshoot is:
maximum overshoot doubles and percentage of maximum overshoot is less than double
maximum overshoot doubles and percentage of maximum overshoot do not change
maximum overshoot remain same and percentage of maximum overshoot is double
maximum overshoot more than double and percentage of maximum overshoot is less than double

⇒ Which of the following does not apply to Yagi-Uda antenna
High gain
Reasonably good bandwidth
Folded dipole
Parasitic elements

⇒ A binary adder has
one half adder
one half adder and 2 full adders
two half adders
one half adder and many full adders

⇒ For type 2 system, the magnitude and phase angle of the term (jω)² in the denominator, at ω = 0, are respectively
0 and - 90°
0 and + 90°
infinity and - 180°
infinity and + 180°

⇒

Assertion (A): Even if TTL gates and CMOS gates used in a realization have the same power supply of + 5 V, suitable circuit is needed to interconnect them

Reason (R): V_OH, V_OL, V_IH and V_IL of a TTL gave are respectively 2.4, 0.4, 2 and 0.8 V respectively. If supply voltage is + 5 V. V_IL and V_IH for CMOS gate for the supply voltage of + 5 V are 1.5 V and 3.5 V respectively.

Both A and R are correct and R is correct explanation of A
Both A and R are correct but R is not correct explanation of A
A is true, R is false
A is false, R is true

⇒ The absorption of radio waves by the atmosphere depends on
the polarization of the waves
the polarization of the atmosphere
frequency of the waves
their distance from the transmitter

⇒ In 8085, which of the following registers cannot be paired?
A
E
C
both (b) and (c)

⇒ In figure what is the base current if V_BE = 0
10 mA
9.3 mA
10 μA
9.3 μA

⇒ In 8085 microprocessor, if instruction RST is written in a program then the program will jump to location
0020 H
0024 H
0028 H
002 CH

⇒ In 8085, to disable the whole interrupt system (except TRAP)
the DI instruction may be used
the DO instruction may be used
the INTERRUPT instruction may be used
the El instruction may be used

⇒

Assertion (A): If A = 0.5 ∠ 20°, A² = 0.25 ∠ 40°.

Reason (R): When drawing a phasor diagram, sinusoids may have the same or different frequencies.

Both A and R are true and R is correct explanation of A
Both A and R are true and R is not the correct explanation of A
A is true but R is false
A is false but R is true

⇒ A 3 phase bridge inverter is fed by 400 V battery. The load is star connected and has a resistance of 10 Ω per phase. The peak value of load current is
40 A
20 A
0.416666666666667
0.208333333333333

⇒ In the circuit, the value of the voltage source
-22 V
-12 V
+12 V
-10 V

⇒ A multiple emitter transistor has many emitters and collectors.
TRUE
FALSE

⇒ The gate electrode in the FET corresponds to the
collector in a bipolar transistor
base in a bipolar transistor
emitter in a bipolar transistor
none of the above

⇒ Equal amplitude ac signals are given as inputs to both inverting and given as inputs to both inverting and non-inverting terminals of an op-amp. The output will be zero when the phase difference between inputs is
0°
90°
180°
270°

⇒ Assuming accumulator contain A 64 and the carry is set (1). What will register A and (CY) contain after ADI A4H?
4 AH, 0
4 AH, 1
4 BH, 0
4 BH, 1