Users Also Read
MCQ's Search Engine
Electrical Engineering
Mechanical Engineering
Civil Engineering
Automobile Engineering
Chemical Engineering
Computer Engineering
Electronics Engineering
Medical Science Engg
For an input pulse train of clock period T, the delay produced by an n stage shift register is | |
A. | (n+l)T [Wrong Answer] |
B. | (n-l)T [Correct Answer] |
C. | 2nT [Wrong Answer] |
D. | nT [Wrong Answer] |