Question is ⇒ The circuit shown in the figure, with R = 1/3 Ω, L = 1/4H, C = 3F has input voltage v(t) = sin2t. The resulting current i(t, Options are ⇒ (A) 5 sin (2t + 53.1°), (B) 5 sin (2t - 53.1°), (C) 25 sin (2t + 53.1°), (D) 25 sin (2t - 53.1°), (E) , Leave your comments or Download question paper.

Question is ⇒ The circuit shown in the figure, with R = 1/3 Ω, L = 1/4H, C = 3F has input voltage v(t) = sin2t. The resulting current i(t, Options are ⇒ (A) 5 sin (2t + 53.1°), (B) 5 sin (2t - 53.1°), (C) 25 sin (2t + 53.1°), (D) 25 sin (2t - 53.1°), (E) , Leave your comments or Download question paper. Previous question Next question

Q1.

The circuit shown in the figure, with R = 1/3 Ω, L = 1/4H, C = 3F has input voltage v(t) = sin2t. The resulting current i(t

5 sin (2t + 53.1°)

5 sin (2t - 53.1°)

25 sin (2t + 53.1°)

25 sin (2t - 53.1°)

View Answer 2 -1

Explanation:-
Answer : A
Discuss it below :

AQ POUUV Said on 2023-06-03 12:42:49

The circuit shown in the figure, with R = 1/3 Ω, L = 1/4H, C = 3F has input voltage v(t) = sin2t. The resulting current i(t

!! OOPS Login [Click here] is required to post your answer/result
Help other students, write article, leave your comments

Previous question Next question

Also Read Similar Questions Below :

⇒ All network theorems of dc are applicable to ac also with different quantities taken as phasors.
TRUE
FALSE

⇒ It is very likely in __________ gate family that when one gate is driving number of gates in __________ , a gate having least voltage for saturation may consume large __________ leaving other gates inoperative and this phenomenon is called __________ .
DTL, parallel, current, current - sinking
DCTL, parallel, current, current-lagging
ECL, series, voltage, voltage-deterioration
DCTL, series, current, current-lagging

⇒ Find V_o(t) for the following circ
0 V
5 V
3 V
2 V

⇒ If B is the bandwidth, the thermal noise voltage is proportional to
B
B^0.5
B^1.5
B²

⇒ If ROC of x[n] is R₁ then ROC of aⁿ x[n] is
R₁a
R₁/a
a/R₁
R₁ + a

⇒ A buffer amplifier should have
high input impedance and low output impedance
high input impedance and high output impedance
low input impedance and high output impedance
low input impedance and low output impedance

⇒ In a 3 phase bridge inverter with 120° mode of operation the. number of thyristors conducting at one time are
1
2
3
4

⇒ Figure shows basic Hartley oscillator configuration. Do you think the polarities marked for the split coiled are corr
yes they are
no they are not
it really doesn't matter
none of the above

⇒ If 4 in binary system is 100 then 8 will be
10
100
111
1000

⇒ An increase in junction temperature of a semiconductor diode
causes a small increase in reverse saturation current
causes a large increase in reverse saturation current
does not affect reverse saturation current
may cause an increase or decrease in reverse saturation current depending on rating of diode

⇒ A diode peak reading VTVM and thermocouple meter are connected across output of an amplitude modulated circuit. In the absence of modulation both meters read 10 V. When sinusoidal AM is applied, VTVM reads 15V The reading of thermocouple meter will be
10 V
12.5 V
14.1 V
15 V

⇒ Tellegen's theorem is applicable to
circuits with passive elements only
circuits with linear elements only
circuits with time invariant elements only
circuits with active or passive, linear or nonlinear and time invariant or time varying elements

⇒ In 8085 microprocessor, how many interrupt control lines are there?
6
8
12
16

⇒ Consider the following stateme
1, 2, 3
1, 3, 4
2, 3, 4
1, 2, 4

⇒ When a particular mode is excited in a waveguide, these appears an extra electric components in the direction of propagation. The resulting mode is
Transverse electric
Transverse magnetic
Longitudinal
Transverse Electromagnetic

⇒ In a JK flip flop output Q_n = 1 and it does not change when clock pulse is applied. The possible combination of J_n and K_n is (X denotes don't care)
X and 0
X and 1
0 and X
1 and X

⇒ Radar antennas are usually
dipoles
yagi antennas
parabolic dishes
none of the above

⇒ When .4546 E 5 and .5433 E 7 are to be added in normalized floating point mode
none of the numbers is changed to any other form
.4546 E 5 is changed .004546 E 7 and .5433 E 7 is not changed
.5433 E 7 is changed to 54.33 E 5 and .4546 E 5 is not changed
both the numbers are changed and their exponents are made equal to 6

⇒ Bode magnitude plot is drawn between
magnitude of network function and ω
dB magnitude and log ω
dB magnitude and ω
log_e (magnitude) and log ω

⇒

Assertion (A): In a circuit using FET, gate is approximately at dc ground

Reason (R): Self bias stabilizes the quiescent operating point against changes in JFET parameters

Both A and R are correct and R is correct explanation for A
Both A and R are correct but R is not correct explanation for A
A is correct R is wrong
A is wrong R is correct

⇒ A transistor amplifier is operating in class A mode. If a transformer is connected for impedance matching, the efficiency will
increase
decrease
not be affected
increase or decrease

⇒ The symbol ! in Java means
logical NOT
logical OR
AND
logical XOR

⇒ Consider the following statements regarding an antenna:

It is a transducer
Its performance is essentially frequency sensitive
It is a reciprocal device
With increase in its effective aperture area, width of the radiated beam increases.

Which of the above statements are correct?
1, 2 and 3
1, 2 and 4
2 and 3 only
1 and 4 only

⇒ In figure the phase
will be 90° at ω = 0 and 0° at ω = ∞
will be 0° at ω = 0 and 90° at ω = ∞
will be 45° at ω = 0 and 0° at ω = ∞
will be 45° at ω = 0 and 90° at ω = ∞

⇒ A 16:1 multiplexer has 4 select input lines.
TRUE
FALSE

⇒ Hall's effect can be used to measure
magnetic field intensity
average number of holes
carriers concentration
electrostatic field intensity

⇒ In a triode the potential of grid (with respect to cathode) is usually
zero
negative
positive
zero or positive

⇒ To couple a coaxial line to a parallel wire line it is best to use
slotted line
balun
directional coupler
λ/4 transformer

⇒ A diode is operating in forward region and the forward voltage and current are v = 3 + 0.3 sin ωt (volts) and i = 5 + 0.2 sin ωt (mA). The average power dissipated is
15 mW
about 15 mW
1.5 mW
about 1.5 mW

⇒ A ripple counter has 4 bits and uses flip flops with propagation delay time of 25 ns. The maximum possible time for change of state will be
25 ns
50 ns
75 ns
100 ns