Question is ⇒ The circuit of figure is ca, Options are ⇒ (A) current mirror, (B) voltage mirror, (C) impedance inversion, (D) phase splitting, (E) , Leave your comments or Download question paper.

Question is ⇒ The circuit of figure is ca, Options are ⇒ (A) current mirror, (B) voltage mirror, (C) impedance inversion, (D) phase splitting, (E) , Leave your comments or Download question paper. Previous question Next question


Q1.	The circuit of figure is ca
A.	current mirror [Correct Answer]
B.	voltage mirror [Wrong Answer]
C.	impedance inversion [Wrong Answer]
D.	phase splitting [Wrong Answer]
View Answer 1 -1 Explanation:- Answer : A Discuss it below : !! OOPS Login [Click here] is required to post your answer/result Help other students, write article, leave your comments

Previous question Next question

Also Read Similar Questions Below :

⇒ Which of the following is not valid in case of bipolars?
It has a low input impedance
It has high voltage gain
It is a current controlled device
It is difficult to bias

⇒ In the signal flow graph of figure, y/x equ
3
42857
2
None of the above

⇒ Which of the following statements is incorrect?
The line integral of B around the circuit is called magnetomotive force
Normal components of B are continuous but the normal components of H are not continuous
Magnetic flux lines are bent away from the normal in the medium with the highest value of permeability
The unit of permeability is henry/metre

⇒ Effective Q of the equivalent electrical circuit of quartz crystal is of the order of
200
2000
20000
200000

⇒ FM has
two sidebands only
four sidebands only
eight sidebands only
infinite sidebands

⇒ Due to the formation of Schottky defects the density of the crystal
increases slightly
increases appreciably
decreases slightly
decreases appreciably

⇒ In a three input AND gate A = 1, B = 1, C = 0 The output Y =
ABC
ABC
ABC
ABC

⇒ The number of flip flops required to construct a register to store number 102₁₀ in binary form is
2
4
8
10

⇒ In a half wave diode rectifier circuit the current flows in the load circuit for
90° in each cycle
180° in each cycle
270° in each cycle
360° in each cycle

⇒ Antenna efficiency of antenna is, if radiation resistance is 370 Ω and loss resistance is 100 Ω
0.8
0.87
0.78
0.2127

⇒ Many circles are drawn in a Smith chart used for transmission line calculations. The circle shown in the figure represe
unit circles
constant resistance circles
constant reactance circles
constant reflection coefficient circles

⇒ A planar array radar uses a high gain planar array antenna.
TRUE
FALSE

⇒ Nichrome is used in
heater coils
underground cables
overheated wires
lamp filament

⇒ What will be the maximum conversion time in 6 bit dual slope A/D converter uses a reference of -6v and a 1 MHz clock. It uses a fixed count of 40 (101000).
108 sec
63 μ sec
40 sec
80 μ sec

⇒ The circuit in figure, is to be scaled to an impedance level of 5kΩ and resonant frequency of 5 x 10⁶ rad/sec. The possible combination of R, L,
2.5Ω, 0.2 mH, 200 pF
5 kΩ, 0.2 mH, 200 pF
5 kΩ, 0.2 mH, 200 μF
5 kΩ, 0.1 mH, 0.4 μF

⇒ The minimum number of NAND gates required to implement the Boolean function A +AB + ABC is equal to
0
1
4
7

⇒ SWR for a transmission line is infinity when the load is

Short circuit
Complex impedance
Open circuit
Pure reactance

Of the above statements:
1, 3, 4 are correct
1 and 3 are correct
2, 3, 4 are correct
1, 2, 4 are correct

⇒ Which of the following circuit does not need a coupling capacitor?
Resistance loaded
Transformer coupled
Impedance coupled
Single tuned

⇒ The purpose of impedance matching in an amplifier circuit is to achieve
high efficiency
reduce distortion
maximum power transfer
none of the above

⇒ A FET is to be operated as voltage variable resistor. For this drain to source voltage V_DS should be,
74
= V_P
< V_P
> V_P

⇒ The expression A² + B² - 3 AB when written is Pascal should be written as
A * A + B * B - 3 A * B
A * A + B * B - 3.0 A * B
A * A + B * B - 3.0 * A * B
A * A + B * A - 3 * A * B

⇒

Assertion (A): In a push pull circuit each transistor stays in the active region for one half cycle

Reason (R): A push pull amplifier has low distortion

Both A and R are correct and R is correct explanation for A
Both A and R are correct but R is not correct explanation for A
A is correct R is wrong
A is wrong R is correct

⇒

Assertion (A): A sine wave with slew rate distortion looks rectangular

Reason (R): The maximum rate of output voltage change is called slew rate

Both A and R are correct and R is correct explanation for A
Both A and R are correct but R is not correct explanation for A
A is correct R is wrong
A is wrong R is correct

⇒ In an n channel JFET, the gate is
n type
p type
either n or p
partially n & partially p

⇒ System bus is the communication channel between microprocessor and peripherals.
TRUE
FALSE

⇒ The amplifier used in miller voltage sweep should have a gain of
-∞
1
+∞
-1

⇒ In a JFET, the lower end is called the __________ and the upper end is called the __________ .
source, channel
channel, drain
source, drain
drain source

⇒ Choose the correct option
var (X) = σ_x²
σ² = E(X²) - μ²
var (CX) = C² Var (X)
all

⇒ Which one condition is true to check the periodically for discrete time signal (where K is any integer, N is period, f₀ is frequency of signal)
f₀ = K/N
f₀ = K + N
f₀ = KN
f₀ = N/K

⇒ The O/P char, of a FET is given in the figure. In which region is the device biased for small signal amplificat
AB
BC
CD
BD