Users Also Read

MCQ's Search Engine

Electrical Engineering

Mechanical Engineering

Civil Engineering

Automobile Engineering

Chemical Engineering

Computer Engineering

Electronics Engineering

Medical Science Engg

Q1. | NAND gates can be used to produce edge triggering. |

A. | TRUE [Correct Answer] |

B. | FALSE [Wrong Answer] |

View Answer
Explanation:-
Answer : ADiscuss it below :!! OOPS Login [Click here] is required to post your answer/resultHelp other students, write article, leave your comments |

**Also Read Similar Questions Below :**

⇒ In an underdamped RLC series circuit, the natural frequency is ω

_{n}. The frequency of damped oscillations is

ω

_{n}

less than ω

_{n}

more than ω

_{n}

2 ω

_{n}

⇒ In a certain inverter circuit each thyristor carries 26.67 A for 60°, 13.33 A for 120° and zero A for 180° of the cycle. The rms current of thyristor is

20 A

13.33 A

6.67 A

3.33 A

⇒

**Assertion (A):** Thermocouple instruments can be used for ac only.

**Reason (R):** Thermocouple instrument has a non linear scale.

Both A and R are true and R is correct explanation of A

Both A and R are true but R is not correct explanation of A

A is true R is false

A is false R is true

⇒ In a turnstile antenna the crossed dipoles are excited with voltages

in phase with each other

90° out of phase with each other

120° out of phase with each other

180° out of phase with each other

⇒

**Assertion (A):** Double Kelvin's bridge is used to measure low resistances.

**Reason (R):** In low resistance, the contact and lead resistances are very important.

Both A and R are true and R is correct explanation of A

Both A and R are true but R is not correct explanation of A

A is true R is false

A is false R is true

⇒ An OR gate has 4 inputs. One input is high and the other three are low. The output

is low

is high

is alternately high and low

may be high or low depending on relative magnitude of inputs

⇒ What is the purpose of a start in RS232 serial communication protocol?

To synchronise receiver for receiving every byte

To synchronise receiver for receiving a sequence of byte

Acts as a parity bit

To synchronise receiver for receiving the last byte

⇒ In a JK flip flop toggle means

set Q = 1 and Q = 0

set Q = 0 and Q = 1

change the output to the opposite state

no change in output

⇒ In the op-amp circuit of figure, V

_{03 V1 - 4 V2-3 V1 + 4 V23(V1 - V2)-3(V1 - V2)}

⇒ In a rectifier only a portion of input power is converted into DC power. The rest is AC power.

TRUE

FALSE

⇒ Zinc oxide is a non-linear resistance.

TRUE

FALSE

⇒ Figure shows a parallel resonant circuit having resonance frequency of 15 MHZ. At this frequ

its impedance is minimum

its impedance is maximum

its impedance is infinite

its impedance is zero

⇒ Output of a phase splitter is

a pair of sine waves of unequal amplitude

a pair of sine waves of equal amplitudes

a pair of sine waves of equal amplitudes and opposite phase

a pair of sine waves of unequal amplitudes and opposite phase

⇒ In a semiconductor avalanche breakdown occurs when

reverse bias exceeds the limiting value

forward bias exceeds the limiting value

forward current exceeds the limiting value

potential barrier is reduced to zero

⇒ By connecting external resistances to a differential amplifier we can adjust

voltage gain

bandwidth

both voltage gain and bandwidth

none of the above

⇒ The function Y = A B C + AB C + A B C + A BC is to be realized using discrete gates. The inputs available are A, B, C. We need a total of

8 gates

6 gates

10 gates

5 gates

⇒ The circuit shown in the figure is tha

non-inverting amplifier

Inverting amplifier

an oscillator

Schmitt trigger

⇒ The Z parameters Z

_{11}and Z

_{21}for the 2-port network in the fig

Z

_{11}= - 6/

_{11}Ω; Z

_{21}= 16/

_{11}Ω

Z

_{11}= 6/

_{11}Ω; Z

_{21}= 4/

_{11}Ω

Z

_{11}= 6/

_{11}Ω; Z

_{21}= - 16/

_{11}Ω

Z

_{11}= 4/

_{11}Ω; Z

_{21}= 4/

_{11}Ω

⇒ In intrinsic semiconductor at 300 K, the magnitude of free electron concentration in silicon is about

15 x 10

^{4}per cm

^{3}

5 x 10

^{12}per cm

^{3}

1.45 x 10

^{10}per cm

^{3}

1.45 x 10

^{6}per cm

^{3}

⇒ In a shift left register, shifting a bit by one bit means

division by 2

multiplication by 2

subtraction of 2

None of the above

⇒ Hexadecimal number E is equal to binary number

1110

1101

1001

1111

⇒ In a RL circuit, the angle, θ by which the current lags the voltage is

0 > θ > - 90°

90°

0°

0 < θ < 90°

⇒ A first-order system has a time constant t. For unit ramp input, the steady state error is

t

^{2}

t

t

1/t

⇒ A stepper motor is essentially

a synchronous motor

induction motor

dc motor

either (b) or (c)

⇒ The number of unused states in a 4 bit Johnson counter is

2

4

8

12

⇒ A transmission line of characteristic impedance

*z*

_{0}= 50 Ω. Phase Velocity = 2 x 10

^{8}m/sec, and length

*l*= 1 m is terminated by a load

*z*

_{1}= (30 -

*j*40) ohms. The input impedance of the line for a frequency of 100 MHz will be

(30 +

*j*x 40) Ω

(30 -

*j*40) Ω

(50 +

*j*x 40) Ω

(50 -

*j*40) Ω

⇒ Which one of the systems described by the following I/P - O/P relations is time invariant

*y*(

*n*) =

*n*

*x*(

*n*)

*y*(

*n*) =

*x*(

*n*) -

*x*(

*n*- 1)

*y*(

*n*) =

*x*(-

*n*)

*y*(

*n*) =

*x*(

*n*) cos 2p

*f*

_{0}

*n*

⇒

**Assertion (A):** In a power divider S_{H} = 0, S_{21} = 0.707 = S_{3},

**Reason (R):** In a power divider the input port (*i*.*e*., port 1) is matched and incident power is equally divided in output ports 2 and 3

Both A and R are correct and R is correct explanation of A

Both A and R are correct but R is not correct explanation of A

A is correct but R is wrong

A is wrong but R is correct

⇒ In the figure shown, assume that all the capacitors are initially unchanged and V

_{i}(

*t*) = 10 U(

*t*) volts then V

_{0}(

*t*) is give

8

*e*

^{-0.004t}volts

8 (

*j*-

*e*

^{-0.004t}) volts

8

*u*(

*t*) volts

8 volts

⇒ In Z

_{RC}(

*s*) = constant at

*s*= 0, the last element in first Foster cauer realization is

R

C

R and C in series

R and C in parallel