Question is ⇒ In ZRC(s) has a pole at s = 0, the first element in second Foster realization is, Options are ⇒ (A) R, (B) C, (C) R and C in series, (D) R and C in parallel, (E) , Leave your comments or Download question paper.

Question is ⇒ In ZRC(s) has a pole at s = 0, the first element in second Foster realization is, Options are ⇒ (A) R, (B) C, (C) R and C in series, (D) R and C in parallel, (E) , Leave your comments or Download question paper. Previous question Next question


Q1.	In Z_RC(s) has a pole at s = 0, the first element in second Foster realization is
A.	R [Correct Answer]
B.	C [Wrong Answer]
C.	R and C in series [Wrong Answer]
D.	R and C in parallel [Wrong Answer]
View Answer 1 -1 Explanation:- Answer : A Discuss it below : !! OOPS Login [Click here] is required to post your answer/result Help other students, write article, leave your comments

Previous question Next question

Also Read Similar Questions Below :

⇒ Power Point is a presentation software.
TRUE
FALSE

⇒ The maximum signal propagation time of a geosynchronous satellite transmission is about __________ millisecond.
540
270
135
1080

⇒ The pre-emphasis in FM aids in providing extra noise immunity by
emphasizing only the higher frequency components
emphasizing the entire frequency band
emphasizing only the lower frequency band
cutting down the low frequency noise

⇒ The circuit shown in figure
low pass filter
high pass filter
band pass filter
band stop filter

⇒ In the case of a 70-MHz IF carrier for a transponder bandwidth of 36 MHz, energy must lie between MHz.
34 and 106
52 and 88
106 and 142
34 and 142

⇒ Which of the following statement about JFET is correct?
In an N-channel JFET, the channel is the narrowest under zero gate bias condition
In a JFET the gates are always forward biased
In a JFET, gate-source cut off voltage is numerically equal to the pinch off voltage
It is a voltage controlled device

⇒ Which of the following statement is false?
The gate of DMOSFET may be biased positively, zero or negatively
N-channel enhancement-only MOSFET conducts only when its gate is highly positive
JFET has lower input impedance than MOSFET
The bipolar base is forward biased, JFET gate must also be forward biased

⇒ Consider the following differences between QPSK and MSK

The side lobes in MSK are relatively much smaller in comparison to the main lobe
The spectrum of MSK has a main centre lobe which is 1.5 times as wide as the main lobe of QPSK
The waveforms of both MSK and QPSK exhibit phase continuity

Which of the above statements are correct?
1 only
1 and 2 only
1, 2 and 3
2 and 3 only

⇒ The circuit in figure has reached steady values with switch open. If switch is closed at t = 0 the voltage across 2 μF capacitance at t = 0^{+zero
4 V
6 V
10 V}

⇒ Which of the following statements is written in plain English in 8085?
Data definition
Assignment
Conditional
Repetitive

⇒ For 0 < M < 1, the centres of M circle lie to the right of origin.
TRUE
FALSE

⇒ In a Gunn diode oscillator drift velocity of electron is 10⁷ cm/s and active region length is 10 x 10^-4 cm. The natural frequency of oscillation is
1 MHz
10 MHz
1 GHz
10 GHz

⇒ Magnetisation of a material is the magnetic dipole moment per m³.
TRUE
FALSE

⇒ In the circuit of figur
I₁ will always lag I₃
I₂ may be in phase or lag I₃
I₃ will always lag I₂
I₂ and I₃ will be in phase

⇒ To ensure that a zener diode does not get destroyed
the applied voltage should not exceed breakdown voltage
the current should not exceed rated current
the current should be less than magnitude of barrier potential
both (a) and (b)

⇒ A quarter wave line open circuited at far end behaves as
inductance
L and C in parallel
capacitance
L and C in series

⇒ For a push pull circuit the most favoured biasing method is
self bias
emitter bias
diode bias
collector bias

⇒ Poor power factor
reduces load handling capability of electrical system
results in more power losses in the electrical system
overloads alternators, transformers and distribution lines
all

⇒ If E_b is the potential of accelerating anode, the energy of electrons as they emerge from electron gun is proportional to
E_b
E_b
E_b^1.5
E_b²

⇒ In a 3 phase system, the zero sequence component of line to line voltages is zero
if line to line voltages are balanced
if line to line voltages are unbalanced
if line to line voltages are balanced or unbalanced
if degree of unbalanced in line to line voltages is small

⇒ The standard FORTRAN exponential form of decimal number 0.0000437 is
4.37 E - 5
4.37 E - 4
43.7 E - 5
43.7 E - 4

⇒ A noiseless 3 kHz channel can't transmit binary bit at the rate
12000 bps
1000 bps
6000 bps
3000 bps

⇒ The transfer function of transportation lag is
G(jω) = e^jωT
G(jω) = e^-jωT
G(jω) = (1 + jωT)
G(jω) = (1 - jωT)

⇒ Multiple member of antennas are arranged in arrays in order to enhance what property?
Both directivity and bandwidth
Only directivity
Only bandwidth
Neither directivity nor bandwidth

⇒ The applications of shift registers are

Time delay
Ring counter
Serial to parallel data conversion
Serial to serial data conversion

Which of the above are correct?
1, 2, 3
2, 3, 4
1, 2, 3, 4
1, 2, 4

⇒ How many and which types of machine cycles are needed to execute PUSH PSW by 8085 microprocessor?
2, Fetch and memory write
3, Fetch and memory write
3, Fetch and memory read
3, Fetch and memory read and memory write

⇒

Match the following:

	List I		List II
A.	AM-DSB FC	1.	2
B.	WBFM	2.	1
C.	PCM	3.	3m
D.	AM-DSB	4.	2^2N

A-1, B-2, C-3, D-4
A-2, B-1, C-4, D-3
A-2, B-3, C-4, D-1
A-4, B-3, C-2, D-1

⇒ A noiseless 3 KHz channel can transmit binary at the rate __________ .
12000 bps
10000 bps
6000 bps
3000 bps

⇒ In figure, the current through R is 1 A when V_A = 0 and V_B = 15V. If both V_A and V_B are increased by 15V each, current through R wil
0.0416666666666667
0.5 A
0.125
0.33 A

⇒ Find current flowing through 1 H inductor at t = 0, at which switch 'S' is ope
0
2
3
5