Question is ⇒ In ZRC (s) has a pole at s = ∞, the last element in first Foster realization is, Options are ⇒ (A) R, (B) C, (C) R and C in series, (D) R and C in parallel, (E) , Leave your comments or Download question paper.

Question is ⇒ In ZRC (s) has a pole at s = ∞, the last element in first Foster realization is, Options are ⇒ (A) R, (B) C, (C) R and C in series, (D) R and C in parallel, (E) , Leave your comments or Download question paper. Previous question Next question


Q1.	In Z_RC (s) has a pole at s = ∞, the last element in first Foster realization is
A.	R [Correct Answer]
B.	C [Wrong Answer]
C.	R and C in series [Wrong Answer]
D.	R and C in parallel [Wrong Answer]
View Answer 1 -1 Explanation:- Answer : A Discuss it below : !! OOPS Login [Click here] is required to post your answer/result Help other students, write article, leave your comments

Previous question Next question

Also Read Similar Questions Below :

⇒ The series element in band pass filter is
capacitive
inductive
parallel combination of inductance and capacitance
series combination of inductance and capacitance

⇒ Laplace transform of unit doublet is
1/s
s²
s
none

⇒ A sequential multiplexer is connected as shown in figure. Each time the multiplexer receives the clock, it switches to the next channel from 6 to 1. If the input signals a
8 kHz
50 kHz
20 kHz
10 kHz

⇒ Consider the following Statements regarding resistance strain gauge

The gauge factor is in the range of 2 to 5.
The resistance changes due to change in specific resistance with strain.
The resistance increases with increase in temperature.

Of the above statements, which are correct?
1, 2, 3
1 and 2
2 and 3
1 and 3

⇒ Karnaugh map can not be drawn when the number of variables is more than 4
TRUE
FALSE

⇒

Assertion (A): If a carrier is modulated by three sine waves and m₁, m₂, m₃ are the modulation indices, the total modulation index m_t
Both A and R are correct and R is correct explanation of A
Both A and R are correct but R is not correct explanation of A
A is correct but R is wrong
A is wrong but R is correct

⇒ How is inversion achieved using EX-OR gate?
Giving input signal to the two input lines of the gate tied together
Giving input to one input line and logic one to the other line
Giving input to one input line and logic one to the other line
Inversion cannot be achieved using EX-OR gate

⇒ An audio frequency of 5 kHz is translated to a radio frequency carrier of frequency 1 MHz and transmitted it to space through an antenna. The required height of antenna is
150 m
300 m
75 m
600 m

⇒ The first row of the window is called ' Title bar '.
TRUE
FALSE

⇒ If quadratic equation x² - 1000x + 25 = 0 is solved using floating point arithmetic with 4 digit mantissa, the roots are
.1000 E 4 and .1000 E 4 respectively
.0000 E 4 and .0000 E 4 respectively
.1000 E 4 and .0000 E 4 respectively
None of the above

⇒ A network contains linear resistors and ideal voltage sources. If values of all the resistors are doubled, then the voltage across each resistor is
half
doubled
increase by 4 times
no change

⇒ Which of the following is correct for a driving point functions?
The real parts of all poles must be negative
The real parts of all poles and zeros must be negative
The real parts of all poles and zeros must be negative or zero
The real parts of all zeros must be negative

⇒ Consider the cascade structure of two filte
1 and 3
only 2
2 and 3
only 3

⇒ The number of variables in a function is odd and the number of minterms with even number of 0's are same as the number of minterms with odd number at 1 's, the expression formed can be represented in __________ as well as __________ form.
exclusive - OR, NOR
equivalence, exclusive - OR
AND, coincidence
OR, exclusive - OR

⇒

Match the following:

	List I (Bit Pattern)		List II (Register pairs)
A.	00	1.	SP
B.	01	2.	B-C
C.	10	3.	D-E
D.	11	4.	H-L

A-1, B-2, C-3, D-4
A-2, B-3, C-4, D-1
A-2, B-3, C-1, D-4
A-4, B-3, C-2, D-1

⇒ A voltage of 9 V is applied in forward direction to a semiconductor diode in series with a load resistance of 1000 Ω. The voltage across the load resistance is zero. It indicates that
diode is short circuited
diode is open circuited
resistor is open circuited
diode is either o.c or s.c

⇒ Commercial Frequency deviation of FM is
70 kHz
75 kHz
80 kHz
65 kHz

⇒ A signal with ± 10 V ranged and 1 KHz band width is being digitized using a sample and hold circuit and a 10 bit quantizer. The minimum sampling rate is :
62831.9 V/sec
125663.8 V/sec
31415.95 V/sec
None

⇒ The M circle for M = 1 is the
straight line at x = - 0.5
critical point (-l, jo)
circle with r = 0.33
circle with r = 0.67

⇒ A ripple in collector supply voltage of the output stage of amplifier causes noise.
TRUE
FALSE

⇒ Wien bridge uses
lead network
lag network
lead-lag network
Both (a) and (b)

⇒ The effect of adding poles and zeros can be determined quickly by
Nichols chart
Nyquist plot
Bode plot
Root locus

⇒ Which of the following is wrong for a magic used to tee?
E and H arms are decoupled
coplanar arms are coupled
all ports are perfectly matched
A signal into coplanar arm splits equally between E and H arms

⇒ Homodyne detection means
coherent detection
non-coherent detection
asynchronous detection
none of the above

⇒

Assertion (A): In C it is possible for functions to call themselves.

Reason (R): C makes use of 'Pointers'.

Both A and R are correct and R is correct explanation of A
Both A and R are correct but R is not correct explanation of A
A is correct R is wrong
A is wrong R is correct

⇒ The circuit of figure is used to measure the value R_x. Ammeter resistance R_a = 0.1 Ω voltmeter resistance R_v = 5000 Ω. It R_x1 and R_x2, are the measured values of R_x with switch in position 1 and 2, the mean of R_x1, and R_x2,
9.98 Ω
10 Ω
10.04 Ω
10.1 Ω

⇒ An ideal power supply has
zero internal resistance
very high internal resistance
high output resistance
both (b) and (c)

⇒ To plot frequency spectrum we draw two graphs viz |F_n| versus frequency and φ_n versus frequency.
TRUE
FALSE

⇒ Fields are said to be circularly polarised if their magnitudes are
equal and they are in phase
equal but they differ in phase by ± 90°
unequal and differ in phase by ± 90°
unequal but are in phase

⇒ Baudot code is a six bit code.
TRUE
FALSE