Question is ⇒ In a feedback series regular circuit, the output voltage is regulated by controlling the, Options are ⇒ (A) magnitude of the I/P voltage, (B) gain of the feed back BJT, (C) reference Voltage, (D) voltage drop across the series pass transistor, (E) , Leave your comments or Download question paper.

Question is ⇒ In a feedback series regular circuit, the output voltage is regulated by controlling the, Options are ⇒ (A) magnitude of the I/P voltage, (B) gain of the feed back BJT, (C) reference Voltage, (D) voltage drop across the series pass transistor, (E) , Leave your comments or Download question paper. Previous question Next question


Q1.	In a feedback series regular circuit, the output voltage is regulated by controlling the
A.	magnitude of the I/P voltage [Wrong Answer]
B.	gain of the feed back BJT [Wrong Answer]
C.	reference Voltage [Wrong Answer]
D.	voltage drop across the series pass transistor [Correct Answer]
View Answer 3 -2 Explanation:- Answer : D Discuss it below : !! OOPS Login [Click here] is required to post your answer/result Help other students, write article, leave your comments

Previous question Next question

Also Read Similar Questions Below :

⇒ A variable reluctance tachometer has 180 teeth on rotor. The speed of shaft on which it is mounted in 1200 rpm. The frequency of output pulses is
1800 per second
3600 per second
4800 per second
5600 per second

⇒ Fundamental mode is another name for
level operation
pulse operation
clock operation
none of these

⇒ The transfer function of transportation lag is
G(jω) = e^jωT
G(jω) = e^-jωT
G(jω) = (1 + jωT)
G(jω) = (1 - jωT)

⇒ What will be minimum conversion rate in 6 bit dual slope A/D converter uses a reference of -6v and a 1 MHz clock. It uses a fixed count of 40 (101000).
9000
9259
1000
1000

⇒ For most static RAM the write pulse width should be at least
10 ns
60 ns
300 ns
1 μs

⇒

Assertion (A): The phase angle plot in Bode diagram is not affected by change in system gain.

Reason (R): The variation in gain has no effect on phase margin of the system.

Both A and R are correct and R is correct explanation of A
Both A and R are correct but R is not correct explanation of A
A is correct but R is wrong
R is correct but A is wrong

⇒ DeMorgan's first theorem shows the equivalence of
OR gate and Exclusive OR gate
NOR gate and Bubbled AND gate
NOR gate and NAND gate
NAND gate and NOT gate

⇒ A bridge type single phase cycloconverter changes the frequency f to f/3. Then one half wave of output contains
3 full waves of input
3 half waves of input
6 full waves of input
6 half waves of input

⇒ Which of the following is type declaration statement in C?
int bar
s = s + 1
king = horse + 1
prin = prin * prin

⇒ The gain of a source follower is unity.
TRUE
FALSE

⇒ The circuit shown in figure
oscillate at 456 kHz
oscillate at 228 kHz
oscillate at microwave frequency
not oscillate

⇒ All digital circuits can be realised using only
EX-OR gates
Multiplexers
Half adders
OR gates

⇒ The function (sin x)/x
has a period 2p, decays with increasing x and has zeros at np, n = ± 1, ± 2
has a period p
has a period p/2
has a period 2p, decays with increasing x, is an even function and has zeros at np, n = ± 1, ± 2

⇒

Match the following:

	List I		List II
A.	Word wrap	1.	interleaved execution of two or more programs by the same computer
B.	Client	2.	automatically moves a word to the next line if it does not fit in the current line
C.	Multitasking	3.	an application receiving data
D.	Landscape	4.	orientation of worksheet

A-1, B-2, C-3, D-4
A-2, B-3, C-4, D-1
A-4, B-3, C-2, D-1
A-2, B-3, C-1, D-4

⇒ The circuit realizes the func
(A + B) E + CD
(A + B) (E + CD)
(A + B) (E + C + D)
(AB + E). CD

⇒ A transistor amplifier with 85% efficiency is expected to be
class A
class B
class C
class AB

⇒ If resistance is 20 Ω and inductance is 2 H in a R-L series circuit, then time constant of this will be
0.001 s
0.1 s
10 s
100 s

⇒ A differential amplifier is invariably used in the I/P stage of all OP-amps. This is done basically to produce the OP-amp with a very high.
CMRR
bandwidth
slew rate
open-loop gain

⇒ 24 telephone channels are frequency division multiplexed using an SSB modulation. Assuming 3 kHz per channel, the required band width is
8 kHz
27 kHz
21 kHz
72 kHz

⇒

Assertion (A): If the reading of an instrument is low, the error is large.

Reason (R): The error of an instrument is certain percentage of its full scale deflection.

Both A and R are true and R is correct explanation of A
Both A and R are true but R is not correct explanation of A
A is true R is false
A is false R is true

⇒ The correct relation between joules and calories is
calories = joules/4.156
joules = calories/4.156
calories = joules x 10⁷/4.156
joules = calories x 10⁷/4.156

⇒ The pointer of an indicating instrument should be
very light
very heavy
neither heavy nor light
heavy

⇒

Assertion (A): In a circuit having high inductance, reactive power may be more than apparent power.

Reason (R): Reactive power = VI sin θ.

Both A and R are true and R is correct explanation of A
Both A and R are true and R is not the correct explanation of A
A is true but R is false
A is false but R is true

⇒

Match the following:

	List I (Set operation)		List II (Set operator)
A.	Set equality	1.	-
B.	Set inclusion	2.	=
C.	Set intersection	3.	< =
D.	Set difference	4.	∗

A-2, B-3, C-4, D-1
A-3, B-2, C-4, D-1
A-1, B-2, C-3, D-4
A-4, B-2, C-3, D-1

⇒ A Karnaugh map with 4 variables has
2 cells
4 cells
8 cells
16 cells

⇒

Assertion (A): The forward resistance of a p-n diode is not constant.

Reason (R): The v-i characteristics of p-n diode is non-linear.

Both A and R are true and R is correct explanation of A
Both A and R are true but R is not a correct explanation of A
A is true but R is false
A is false but R is true

⇒ For the block diagram of the given figure, the equation describing system dynamic
(1 + RCs) Δθ₀(s) = Δθ_i(s) + R Δ H(s)
(1 + RCs) [ΔH(s)] = Δθ(s) - Δθ₀(s)
(1 + RCs) Δθ₀(s) = RΔ H(s) - Δ θ_i(s)
(1 + RCs) Δθ_i(s) = Δ H(s)[R] - Δθ₀(s)

⇒

Assertion (A): When a zener diode breakdown, occurs the voltage across it is constant.

Reason (R): The upper limit of zener current is determined by power handling capacity.

Both A and R are true and R is correct explanation of A
Both A and R are true but R is not a correct explanation of A
A is true but R is false
A is false but R is true

⇒ Which of the following operation are performed on linear queues?

Testing a linear queue for underflow
Enqueue operation
Dequeue operation
Testing a linear queue for overflow.

Select the correct answer using the codes given below the lists
1, 2 and 3
2, 3 and 4
1, 3 and 4
1, 2, 3 and 4

⇒ In a BJT circuit a pnp transistor is replaced by npn transistor. To analyse the new circuit
all calculations done earlier have to be repeated
replace all calculated voltages by reverse values
replace all calculated currents by reverse values
replace all calculated voltages and currents by reverse values