Question is ⇒ In a 4 bit parallel in parallel out shift register A = 1, B = 1, C = 0, D = 1. The data output after 3 clock pulses is, Options are ⇒ (A) 1101, (B) 1001, (C) 101, (D) 1, (E) , Leave your comments or Download question paper.

Question is ⇒ In a 4 bit parallel in parallel out shift register A = 1, B = 1, C = 0, D = 1. The data output after 3 clock pulses is, Options are ⇒ (A) 1101, (B) 1001, (C) 101, (D) 1, (E) , Leave your comments or Download question paper. Previous question Next question


Q1.	In a 4 bit parallel in parallel out shift register A = 1, B = 1, C = 0, D = 1. The data output after 3 clock pulses is
A.	1101 [Correct Answer]
B.	1001 [Wrong Answer]
C.	101 [Wrong Answer]
D.	1 [Wrong Answer]
View Answer 1 -1 Explanation:- Answer : A Discuss it below : !! OOPS Login [Click here] is required to post your answer/result Help other students, write article, leave your comments

Previous question Next question

Also Read Similar Questions Below :

⇒

Assertion (A): The access time of memory is lowest in the case of DRAM

Reason (R): DRAM uses refreshing cycle.

Both A and R are correct and R is correct explanation of A
Both A and R are correct but R is not correct explanation of A
A is true, R is false
A is false, R is true

⇒

Assertion (A): Fourier series can also be written in exponential form.

Reason (R): sin (n ωt) and cos (n ωt) can be expressed as sum or difference of exponentials.

Both A and R are correct and R is correct explanation of A
Both A and R are correct but R is not correct explanation of A
A is true, R is false
A is false, R is true

⇒ A JFET
is current controlled device
has low input resistance
has high gate current
is a voltage controlled device

⇒

Assertion (A): Schottky transistors are preferred over normal transistors in digital circuits

Reason (R): A Schottky transistor when used as a switch, between cutoff and active region.

Both A and R are correct and R is correct explanation of A
Both A and R are correct but R is not correct explanation of A
A is true, R is false
A is false, R is true

⇒ A wire has a diameter d and resistance R. If the diameter is made 3d, the length and material remaining the same, the new value of resistance will be
R/3
3 R
R/9
9 R

⇒ In a JK master slave flip flop
master is clocked when clock is low
slave is clocked when clock is high
master is clocked when clock is high and slave is clocked when clock is low
master is clocked when clock is low and slave is clocked when clock is high

⇒ Resistivity of metals consists of two parts, one part constant and the other temperature dependent.
TRUE
FALSE

⇒ A n-port network is said to be active if power in the ckt is __________ .
P > 0
P < 0
P = 0
P = ∞

⇒ Which are the pending interrupts?
5.5
6.5
7.5
None

⇒ A vibration galvanometer is a
moving coil instrument
moving iron instrument
dynamometer instrument
induction instrument

⇒ An RLC series circuit has a variable inductance. The value of L for resonance conditions at fundamental frequency is 0.18 H. For resonance conditions at third harmonic frequency the value of inductance is
0.54 H
0.06 H
0.02 H
1.62 H

⇒ The temperature coefficient of resistivity of semiconductors is
positive
negative
may be positive or negative
very low

⇒ The hexadecimal number 5 F is equal to binary number
1010011
1011001
1010101
1011111

⇒ What is the direction of control bus?
Unidirection into μp
Unidirection out of up
Bidirectional
Mixed direction i.e., some lines into μp and some other out of μp

⇒ A quiescent state of a transistor implies
zero bias
no output
no distortion
no input signal

⇒ A 3 phase ac regulator uses
3 thyristors
6 thyristors
9 thyristors
12 thyristors

⇒ In digital computer programming, subroutines are used
to reduce program execution time at the expense of more memory
to reduce storage requirements
to increase programming ease and reduce storage requirements
because most of the functions are same

⇒ The common gate amplifier has a characteristically __________ input resistance and a __________ output resistance.
low, low
high, high
low, high
high, low

⇒ Figure shows the self bias circuit for CE amplifier and its equivalent circuit. V_BB and R_B respectively
10 V and 4 k ohm
5 V and 4 k ohm
2 V and 4 k ohm
2 V and 10 k ohm

⇒ A control system is as shown in given figure The maximum value of gain K for which the system is stable
more than 5
equal to 5
less than 1
less than 5

⇒ Figure represen
JFET shunt switching circuit
JFET series switching circuit
JFET analog switch
multiplexing

⇒ Consider the following statements regarding the class-B power amplifiers (Complementary symmetry type):

The efficiency of the amplifier is higher than that of class-A amplifier
The power output is low
Crossover distortion is present
The standby power dissipation is absent.

Which of the above statements are correct?
1, 2 and 3
1, 2 and 4
1, 3 and 4
2, 3 and 4

⇒ In a varistor the v-i graph is linear.
TRUE
FALSE

⇒ Two sinusoidal waves 1 and 2 have peak values V_m1 and V_m2. Wave 1 is leading wave 2 by ∠θ. Which of the following is correct?
v₁ = V_m1 sin θ and v₂ = V_m2 cos θ
v₁ = V_m1 sin ωt and v₂ = V_m2 sin (ωt - θ)
v₁ = V_m1 sin (ωt + θ/2) and v₂ = V_m2 sin ωt
none of the above

⇒ The disturbance from adjacent power lines is known as
cross talk
cross fire
inductive disturbance
none of the above

⇒ For a sine wave the average value is calculated over half the cycle.
TRUE
FALSE

⇒ Emitter follower is in which of following configuration.
common Base
common Emitter
common collector
common Base or common Emitter

⇒ In every practical oscillator the loop gain is slightly more than unit and amplitude of oscillations is limited by
magnitude of loop gain
onset of non-linearity
magnitude of gain
β

⇒ To couple a coaxial line to a parallel to wire line it is best to use a
slotted line
balun
directional coupler
quarter wave transformer

⇒ In a broadcast superheterodynes receiver having no RF amplifier, the loaded Q of the antenna coupling circuit is 100. If the intermediate frequency is 455 kHz. The rejection ratio at 25 MHz will be
1.116
1.386
2.116
2.386