Question is ⇒ How is inversion achieved using EX-OR gate?, Options are ⇒ (A) Giving input signal to the two input lines of the gate tied together, (B) Giving input to one input line and logic one to the other line, (C) Giving input to one input line and logic one to the other line, (D) Inversion cannot be achieved using EX-OR gate, (E) , Leave your comments or Download question paper.

Question is ⇒ How is inversion achieved using EX-OR gate?, Options are ⇒ (A) Giving input signal to the two input lines of the gate tied together, (B) Giving input to one input line and logic one to the other line, (C) Giving input to one input line and logic one to the other line, (D) Inversion cannot be achieved using EX-OR gate, (E) , Leave your comments or Download question paper. Previous question Next question


Q1.	How is inversion achieved using EX-OR gate?
A.	Giving input signal to the two input lines of the gate tied together [Wrong Answer]
B.	Giving input to one input line and logic one to the other line [Wrong Answer]
C.	Giving input to one input line and logic one to the other line [Correct Answer]
D.	Inversion cannot be achieved using EX-OR gate [Wrong Answer]
View Answer 5 -4 Explanation:- Answer : C Discuss it below : !! OOPS Login [Click here] is required to post your answer/result Help other students, write article, leave your comments

Previous question Next question

Also Read Similar Questions Below :

⇒ The logic operations of the two circuits given below
complementary
identical
entirely different
none of these

⇒ If the operating temperature increases by 10°C, the rate of deterioration of solid dielectric becomes
double
one and a half time
3 times
4 times

⇒ Choose proper substitutes for x and y to make the following statement corr
x : Reverse, y : Reverse
x : Reverse, y : forward
x : Forward, y : Reverse
x : forward, y : forward

⇒ In two level logic, logic race does not occur.
TRUE
FALSE

⇒ The resistance values of a PIN diode under positive bias and negative bias respectively are about
a few ohms and a kilo ohms
about 100 ohms and 1000 ohms
about 0.1 ohm and 100 ohms
about 1000 ohms and 10000 ohms

⇒ If the midband gain of an amplifier is 40 dB, the gain at half power frequency is
37 dB
30 dB
20 dB
13 dB

⇒ Consider the following statemen
1, 2, 3, 4
1, 2, 3
1, 2
1, 3, 4

⇒ A function table is required in very large numbers the memory most switched for this purpose would be
ROM
PROM
EPROM
EAROM

⇒ Which one of the following devices is not used as the controller in a stabilizer?
DIAC
TRIAC
SCR
Power transistor

⇒ The given figure shows a control system. The maximum value of gain for which the system is stabl
3
3
4
5

⇒ Which circuit is called swamped amplifier?
CC
CE
CB
Both (a) and (b)

⇒ The decimal equivalent of the hexadecimal number (3 E 8)₁₆ is
1000
982
768
323

⇒ The effect of a finite gain of operational amplifier used in an integrator is that
it would not integrator
slope of the O/P will varied with time
final value of the O/P
there will be instability in the cirucuit

⇒ Troposphere is the portion of atmosphere
nearest to ground
between 50 to 90 km above ground
between 110 to 220 km above ground
between 250 to 350 km above ground

⇒ In a JK flip-flop, J is connected to Q and K is connected to Q outputs. The JK FF converts into a
RS FF
D FF
T FF
Clocked RS FF

⇒ Which of the following stages has no phase inversion of the signal?
Two CE stages
Three CE stages
CE and CC stages
CE stage and emitter follower

⇒ An RLC series circuit has R = 1 Ω, L = 1 H, C = 1 F. The damping ratio is
More than 1
1
0.5
Zero

⇒ Contents of RAM cannot be altered.
TRUE
FALSE

⇒ Consider the following statements, regarding an OP AMP:

All types of negative feedback reduce non-linear distortion.
All types of negative feedback reduce the output offset voltage.
Non-inverting (current and voltage) feedback increases the input impedance.
Inverting (current and voltage) feedback decreases input impedance.

Which of the above statements is/are correct?
1 only
2 and 3 only
2 and 4 only
1, 2, 3 and 4

⇒ In the following transistor circuit V_BE = 0. 7 V, r_c = 25mV/I_E, and β and the capacitance are very l
1 mA
2 mA
5 mA
10 mA

⇒ In digital circuits Schottky transistors are preferred over normal transistors because of their
lower propagation delay
lower power dissipation
higher propagation delay
higher power dissipation

⇒ In classical analogue, torque is analogous to
current
voltage
charge
voltage gradient

⇒ In a crystal
the frequencies of series and parallel resonance are equal
the frequency of series resonance is more than frequency of parallel resonance
the frequency of parallel resonance is more than frequency of series resonance
None of the above

⇒ In a TWT the amplitude of resultant wave travelling down the helix
increases exponentially
increases linearly
decreases exponentially
is almost constant

⇒ The decimal equivalent of binary 1101.11 is
9.75
13.75
11.5
11.75

⇒

Match the following:

	List I (Characteristic equation)		List II (Degree of damping)
A.	s² + 15s + 56.25	1.	Undamped
B.	s² + 5s + 6	2.	Underdamped
C.	s² + 20.25	3.	Critically damped
D.	s² + 4.55s + 42.25	4.	Overdamped

A-1, B-2, C-3, D-4
A-2, B-3, C-1, D-4
A-3, B-4, C-1, D-2
A-1, B-2, C-4, D-3

⇒ Which one of the following circuits is used for converting a sine wave into a square wave?
Astable multivibration
Monostable multivibration
Bistable multivibration
Schmitt trigger

⇒ Which one is correct option?

A pure capacitor never dissipates energy, but only stores.
Capacitor can store finite amount of energy even cunent is zero.
The current through a capacitor is zero if voltage across it d.c.
Voltage across a capacitor cannot change instantaneously since it would require an infinite current.
q_c(0^-) = q_c(0⁺)

5, 4, 3, 2
3, 4, 1, 2
2, 4, 3, 1
1, 2, 3, 4, 5

⇒

Match the following:

	List I (DOS commands)		List II (Meaning)
A.	ATTRIB	1.	Displays all directories and subdirectories
B.	SCAN DISK	2.	Moves files to another director
C.	MOVE	3.	Checks the status of disc
D.	TREE	4.	Hides a file

A-1, B-2, C-3, D-4
A-3, B-4, C-2, D-1
A-2, B-3, C-4, D-1
A-4, B-3, C-2, D-1

⇒ If load impedance Z_L >> Z₀, then
Z₀ = Z_L (VSWR)
Z_L = Z₀ (VSWR)
Z_L = Z₀ (VSWR - 1)
Z_L = Z₀ VSWR