Question is ⇒ A pulse train can be delayed by a finite number of clock periods by using, Options are ⇒ (A) serial in-serial out shift register, (B) parallel in serial out shift register, (C) serial in-parallel out shift register, (D) parallel in parallel out shift register, (E) , Leave your comments or Download question paper.

Question is ⇒ A pulse train can be delayed by a finite number of clock periods by using, Options are ⇒ (A) serial in-serial out shift register, (B) parallel in serial out shift register, (C) serial in-parallel out shift register, (D) parallel in parallel out shift register, (E) , Leave your comments or Download question paper. Previous question Next question


Q1.	A pulse train can be delayed by a finite number of clock periods by using
A.	serial in-serial out shift register [Correct Answer]
B.	parallel in serial out shift register [Wrong Answer]
C.	serial in-parallel out shift register [Wrong Answer]
D.	parallel in parallel out shift register [Wrong Answer]
View Answer 1 -2 Explanation:- Answer : A Discuss it below : !! OOPS Login [Click here] is required to post your answer/result Help other students, write article, leave your comments

Previous question Next question

Also Read Similar Questions Below :

⇒ If a EM wave propagating in z direction then
component of EM wave will exist in z direction
component of EM wave will not exist in z direction
component of EM wave will exist in y direction
component of EM wave will exist in x direction

⇒ Friction forces acts in a direction
opposite to that of velocity
same as that of velocity
at right angle to that of velocity
partly opposite and partly at right angle to the direction of velocity

⇒ A 12 kHz pulse wave-form is amplified by a circuit having an Upper cut-off frequency of 1 MHz. The minimum input pulse width that can be accurately reproduced is
83.33 μ sec
1 μ sec
0.1 m sec
3.5 m sec

⇒ A 3 x 8 decoder with two enable inputs is to be used to address 8 blocks of memory. What will be the size of each memory block when addressed from a sixteen bit bus with two MSBs used to enable the decoder?
2 K
4 K
16 K
64 K

⇒ In a 3 phase bridge inverter with 120° mode of operation the. number of thyristors conducting at one time are
1
2
3
4

⇒ In 2's complement addition, the carry generated in the last stage is
added to LSB
neglected
added to bit next to MSB
added to the bit next to LSB

⇒

Assertion (A): It is not desirable to drive a transistor into hard saturation in high speed switching circuits.

Reason (R): It may not be possible to bring it back to cutoff state, if it is driven into hard saturation.

Both A and R are individually true and R is the correct explanation of A
Both A and R are individually true but R is not the correct explanation of A
A is true but R is false
A is false but R is true

⇒ As compared to an ordinary semiconductor diode, a Schottky diode
has lower cut in voltage
has higher cut in voltage
lower reverse saturation current
both (b) and (c)

⇒ The advantage of Marconi antenna over the ungrounded antenna is that
only one fourth of the height is required as compared to undergrounded antenna
one-half of the height is required as compared to undergrounded antenna
no capacitance required
none of the above

⇒ The power in the signal s(t) = 8 cos (20 p - p/2) + 4 sin (15 pt) is
40
41
42
82

⇒ According to maximum power transfer theorem, if the load is inductive, the source should be
inductive
capacitive
resistive
any of the above

⇒ In the interconnection of ideal sources shown in the figure, it is known that the 60V source is absorbing p
0.416666666666667
13 A
15 A
18 A

⇒ An ideal op-amp has zero slew rate.
TRUE
FALSE

⇒ State space analysis is applicable to
time invariant systems
time varying systems
both time invariant and time varying systems
none of the above

⇒ The braking torque in single phase energy meter is proportional to speed of disc.
TRUE
FALSE

⇒ Y signal has maximum percentage of
red colour
blue colour
green colour
red and blue colours

⇒ In standing wave pattern on a transmission line
voltage and current nodes coincide
voltage and current antinodes coincide
voltage nodes and current antinodes as well as current nodes and voltage antinodes coincide
both (a) and (b)

⇒ If A = 3 + j1 and B = 4 + j3, A + B =
7 ∠45°
10 ∠45°
8.062 ∠29.7°
8.062 ∠73°

⇒ The primary function of a clamper circuit is to
suppress variations in signal voltage
raise +ve half cycle to the signal
Lower -ve half cycle of the signal
introduce a dc level into an a.c. signal

⇒ Power gain of antenna equals directive gain in VHF and UHF range if and only if efficiency of the antenna is
0.25
0.5
0.75
1

⇒ Rank of the matr
3
2
1
4

⇒ The dual of the function A(BC + BC + BC) is
A + (B + C) (B + C) (B + C)
A (BC + BC + BC)
C(BA + CA + CA)
ABC + ABC + ABC

⇒ Fastest memory cell
bubble memory
core memory
semiconductor memory
superconductor memory

⇒ In a transistor amplifier, the reverse saturation current I_CO
Doubles for every 10°C rise in temperature
Doubles for every 20°C rise in temperature
Increase 100°C with temperature
Doubles for every 5°C rise in temperature

⇒ The inputs to a 4 channel MUX have the following bandwidths. Channel 1-50 Hz, channel 2-200 Hz. Channel 3-75 Hz. Channel 4-90 Hz. The theoretical minimum sampling rate of the MUX is
200 Hz
400 Hz
415 Hz
1600 Hz

⇒ The bandwidth required for amplitude modulation is
half the frequency of modulating signal
equal to the frequency of modulating signal
twice the frequency of modulating signal
four times the frequency of modulating signal

⇒ Higher order active filters are used for variable
bandwidth
gain in the pass band
impedance
roll off rate

⇒ Which of the following is true?
A silicon wafer heavily doped boron is a p⁺ substrate
A silicon wafer lightly doped boron is a p⁺ substrate
A silicon wafer heavily doped arsenic is a p⁺ substrate
A silicon wafer lightly doped arsenic is a p⁺ substrate

⇒ The clock shown in figure has a frequency of 6 MHz. The frequency of the Q output wil
12 MHz
24 MHz
3 MHz
1.5 MHz

⇒ Which of the following Boolean Expression correctly represents the relation between P, Q, R and M_{1M₁ = (P OR Q) XOR R
M₁ = (P AND Q) XOR R
M₁ = (P NOR Q) XOR R
M₁ = (P XOR Q) XOR R}