Users Also Read
MCQ's Search Engine
Electrical Engineering
Mechanical Engineering
Civil Engineering
Automobile Engineering
Chemical Engineering
Computer Engineering
Electronics Engineering
Medical Science Engg
A 4 bit modulo 16 ripple counter uses JK flip-flops. If the propagation delay of each FF is 50 ns. The max. clock frequency that can be used is equal to | |
A. | 20 MHz [Wrong Answer] |
B. | 10 MHz [Wrong Answer] |
C. | 5 MHz [Correct Answer] |
D. | 4 MHz [Wrong Answer] |